CSE 502: Computer Architecture

Memory Hierarchy & Caches

Motivation



- Want memory to appear:
 - As fast as CPU
 - As large as required by all of the running applications

Storage Hierarchy

- Make common case fast:
 - Common: temporal & spatial locality
 - Fast: smaller more expensive memory



What is <u>S(tatic)RAM vs</u> <u>D(dynamic)RAM?</u>

Caches

- An *automatically managed* hierarchy
- Break memory into <u>blocks</u> (several bytes) and transfer data to/from cache in blocks
 - <u>spatial locality</u>
- Keep recently accessed blocks
 - temporal locality



Cache Terminology

- <u>block</u> (<u>cache line</u>): minimum unit that may be cached
- *frame*: cache storage location to hold one block
- <u>hit</u>: block is found in the cache
- *miss*: block is not found in the cache
- *miss ratio*: fraction of references that miss
- *hit time*: time to access the cache
- *miss penalty*: time to replace block on a miss

Cache Example

 Address sequence from core: (assume 8-byte lines)

 0x10000
 Miss

 0x10004
 Hit

 0x10120
 Miss

 0x10008
 Miss

 0x10124
 Hit

 0x10124
 Hit

 0x10004
 Hit



Final <u>miss ratio</u> is 50%

Average Memory Access Time (1/2)

- Very powerful tool to estimate performance
- If ...

cache hit is 10 cycles (core to L1 and back) memory access is 100 cycles (core to mem and back)

• Then ...

at 50% miss ratio, avg. access: 0.5×10+0.5×100 = 55 at 10% miss ratio, avg. access: 0.9×10+0.1×100 = 19 at 1% miss ratio, avg. access: 0.99×10+0.01×100 ≈ 11

Average Memory Access Time (2/2)

- Generalizes nicely to any-depth hierarchy
- If ...

L1 cache hit is 5 cycles (core to L1 and back) L2 cache hit is 20 cycles (core to L2 and back) memory access is 100 cycles (core to mem and back)

• Then ...

at 20% miss ratio in L1 and 40% miss ratio in L2 ... avg. access: 0.8×5+0.2×(0.6×20+0.4×100) ≈ 14

Memory Organization (1/3)



L1 is *split*, L2 (here) and LLC *unified*

Memory Organization (2/3)

- L1 and L2 are *private*
- L3 is *shared*



Multi-core replicates the top of the hierarchy

Memory Organization (3/3)



SRAM Overview



- Chained inverters maintain a stable state
- Access gates provide access to the cell
- Writing to cell involves over-powering storage inverters

8-bit SRAM Array



<u>bitlines</u>

8×8-bit SRAM Array



wordlines

bitlines

Fully-Associative Cache



What happens when the cache runs out of space?

The 3 C's of Cache Misses

- <u>Compulsory</u>: Never accessed before
- <u>Capacity</u>: Accessed long ago and already replaced
- *Conflict*: Neither compulsory nor capacity (later today)
- <u>Coherence</u>: (To appear in multi-core lecture)

Cache Size

- Cache size is data capacity (don't count tag and state)
 - Bigger can exploit temporal locality better
 - Not always better
- Too large a cache
 - Smaller is faster \rightarrow bigger is slower
 - Access time may hurt critical path
- Too small a cache
 - Limited temporal locality
 - Useful data constantly replaced



Block Size

- Block size is the data that is
 - Associated with an address tag
 - Not necessarily the unit of transfer between hierarchies
- Too small a block
 - Don't exploit spatial locality well
 - Excessive tag overhead
- Too large a block
 - Useless data transferred
 - Too few total blocks
 - Useful data frequently replaced



8×8-bit SRAM Array



bitlines

64×1-bit SRAM Array



Direct-Mapped Cache

- Use middle bits as index
- Only one tag comparison



Why take index bits out of the middle?

Cache Conflicts

- What if two blocks alias on a frame?
 - Same index, but different tags



- Not Capacity (lots of other indexes available in cache)

Associativity (1/2)

Where does block index 12 (b'1100) go?

Block









<u>Fully-associative</u> block goes in any frame

(all frames in 1 set)

<u>Set-associative</u> block goes in any frame in one set (frames grouped in sets) <u>Direct-mapped</u> block goes in exactly one frame (1 frame per set)

Associativity (2/2)

- Larger associativity
 - lower miss rate (fewer conflicts)
 - higher power consumption
- Smaller associativity
 - lower cost
 - faster hit time



N-Way Set-Associative Cache



Note the additional bit(s) moved from index to tag

Associative Block Replacement

- Which block in a set to replace on a miss?
- Ideal replacement (<u>Belady's Algorithm</u>)
 - Replace block accessed farthest in the future
 - Trick question: How do you implement it?
- Least Recently Used (LRU)
 - Optimized for temporal locality (expensive for >2-way)
- Not Most Recently Used (NMRU)
 - Track MRU, random select among the rest
- <u>Random</u>
 - Nearly as good as LRU, sometimes better (when?)
- <u>Pseudo-LRU</u>
 - Used in caches with high associativity
 - Examples: Tree-PLRU, Bit-PLRU

Victim Cache (1/2)

- Associativity is expensive
 - Performance from extra muxes
 - Power from reading and checking more tags and data
- Conflicts are expensive
 - Performance from extra mises
- Observation: Conflicts don't occur in all sets

Victim Cache (2/2)







P

Every access is a miss! ABCDE and JKLMN do not "fit" in a 4-way set associative cache



Provide "extra" associativity, but not for all sets

Parallel vs Serial Caches

- Tag and Data usually separate (tag is smaller & faster)
 - State bits stored along with tags
 - <u>Valid</u> bit, "LRU" bit(s), ...

Parallel access to Tag and Data reduces latency (good for L1)

Serial access to Tag and Data reduces power (good for L2+)



Physically-Indexed Caches

- 8KB pages & 512 cache sets
 - 13-bit page offset
 - 9-bit cache index
- Core requests are VAs
- Cache index is PA[14:6]
 - PA[12:6] == VA[12:6]
 - VA passes through TLB
 - D-TLB on critical path
 - PA[14:13] from TLB
- Cache tag is PA[63:15]
- If index size < page size
 - Can use VA for index



Simple, but slow. Can we do better?

Virtually-Indexed Caches

- Core requests are VAs
- Cache index is VA[14:6]
- Cache tag is PA[63:13]
 Why not PA[63:15]?
- Why not tag with VA?
 - VA does not uniquely identify memory location
 - Cache flush on ctxt switch



Virtually-Indexed Caches

- Main problem: *Virtual aliases*
 - Different virtual addresses for the same physical location
 - Different virtual addrs → map to different sets in the cache
- Solution: ensure they don't exist by invalidating all aliases when a miss happens
 - If page offset is *p* bits, block offset is *b* bits and index is *m* bits, an alias might exist in any of 2^{*m*-(*p*-*b*)} sets.
 - Search all those sets and remove aliases (alias = same physical tag)





Fast, but complicated

Multiple Accesses per Cycle

- Need high-bandwidth access to caches
 - Core can make multiple access requests per cycle
 - Multiple cores can access LLC at the same time
- Must either delay some requests, or...
 - Design SRAM with multiple ports
 - Big and power-hungry
 - Split SRAM into multiple banks
 - Can result in delays, but usually not

Multi-Ported SRAMs



Multi-Porting vs Banking





4 ports Big (and slow) Guarantees concurrent access 4 banks, I port each Each bank small (and fast) Conflicts (delays) possible

How to decide which bank to go to?

Bank Conflicts

- Banks are <u>address interleaved</u>
 - For block size *b* cache with N banks...
 - Bank = (Address / b) % N
 - Looks more complicated than is: just low-order bits of index



- May randomize bank and index
- Banking can provide high bandwidth
 - But only if all accesses are to different banks
 - For 4 banks, 2 accesses, chance of conflict is 25%

Write Policies

- Writes are more interesting
 - On reads, tag and data can be accessed in parallel
 - On writes, needs two steps
 - Is access time important for writes?
- Choices of Write Policies
 - On write hits, update memory?
 - Yes: <u>write-through</u> (higher bandwidth)
 - No: *write-back* (uses *Dirty* bits to identify blocks to write back)
 - On write misses, allocate a cache block frame?
 - Yes: <u>write-allocate</u>
 - No: no-write-allocate

Inclusion

- Core often accesses blocks not present on chip
 - Should block be allocated in L3, L2, and L1?
 - Called *Inclusive* caches
 - Waste of space
 - Requires forced evict (e.g., force evict from L1 on evict from L2+)
 - Only allocate blocks in L1
 - Called *Non-inclusive* caches (why not "exclusive"?)
 - Must write back clean lines
- Some processors combine both
 - L3 is inclusive of L1 and L2
 - L2 is non-inclusive of L1 (like a large victim cache)

Parity & ECC

- Cosmic radiation can strike at any time
 - Especially at high altitude
 - Or during solar flares
- What can be done?
 - <u>Parity</u>
 - 1 bit to indicate if sum is odd/even (detects single-bit errors)

╄┎╲╗┹ ᠐ᡐ┛

- Error Correcting Codes (ECC)
 - 8 bit code per 64-bit word
 - Generally <u>SECDED (Single-Error-Correct, Double-Error-Detect)</u>
- Detecting errors on clean cache lines is harmless
 - Pretend it's a cache miss and go to memory